




#### (11/58)





-- TO FIG 9A(6) --








Fig. 9A(4) (14/58)




# Fig. 9A(5) (15/58)

#### -- TO FIG 9A(1) --



### Fig. 9A(6) (16/58)

-- TO FIG 9A(2) --







Fig. 10

Fig. 10A(1) (17/58)

TO FILTER 2A,250V,SLOWBLOW, **BOARD** LEADED




-- TO FIG 10A(5) -

HEADER

TO FIG 10A(3)


-- TO FIG 10A(6) -

# Fig. 10A(3) (19/58)



-- TO FIG 10A(7) -

## Fig. 10A(4) (20/58)



-- TO FIG 10A(8) -

Fig. 10A(5) (21/58)






Fig. 10A(6) (22/58)


-- TO FIG 10A(5) --


-- TO FIG 10A(2) -





-- TO FIG 10A(7) --

























































Fig. 26











Fig. 28











## Fig. 32(2) 49158

## nternal Variables

Jelay\_Pendingindicates whether a waveform Record Delay is currently active. Set to False on initialization of internal variables.

Jelay\_Counter indicates how many cycles the delay has been pending for. Set to 0 on initialization of internal variables.

Waiting\_For\_Full\_Recordingtes a record pulse has been detected, but the current waveform record is not full yet. Set to False on initialization of iternal variables. se\_Stored\_Timestampindicates that the next waveform to be stored should use Stored\_Record\_Timestamp instead of the current cycle timestamp. et to False on initialization of internal variables.

stored\_Record\_Timestampindicates the timestamp to use for the next waveform, if Used\_Stored\_Timestamp is True. Never initialized since it will only oe used when Use\_Stored\_Timestamp is True, which indicates that Stored\_Record\_Timestamp has been set

se\_Second\_Stored\_Timestampindicates that the next waveform to be stored should use Stored\_Record\_Timestamp and that the waveform following should use Second\_Stored\_Record\_Timestamp instead of the current cycle timestamp. If it is True, then Use\_Stored\_Timestamp is also True. Set to alse on initialization of internal variables.

econd\_Stored\_Record\_Timestampindicates the timestamp to use for the waveform following the next waveform, if Used\_Second\_Stored\_Timestamp True. It will only be set if Stored\_Record\_Timestamp has also been set. Never initialized since it will only be used when se\_Second\_Stored\_Timestamp is True, which indicates that Second\_Stored\_Record\_Timestamp has been set

4cknowledged Record Countadicates the Record pulse count that has been acknowledged already. If this value is equal to the number of pulses on ast\_Record\_Countindicates the Record count on last module execution. It is set to the current Record input count on initialization of internal variables. ie Record input, then the module does not need to store any new waveforms. This value is actually stored in the Input Handle structure for the Record nout handle.

**Acknowledged Rearm Count**adicates the Rearm pulse count that has been acknowledged already. If this value is equal to the number of pulses on the kearm input, then the Rearm input has not been pulsed. This value is actually stored in the Input Handle structure for the Rearm input handle. ocal Variables

Surrent Record Countindicates the pulse count in the register connected to the Record input link. If this value is greater than the Acknowledged Record Current Rearm Countindicates the pulse count in the register connected to the Rearm input link. If this value is greater than the Acknowledged Rearm Count then the module must store a new waveform. This value is copied into the current\_record\_count local variable at the start of the operate function. Count then the module must rearm itself






Fig. 33


**DMA Half-Cycle Activity Timeline** 


line half cycles	J-u	u	1+1	145	n+3	n+4	n+5
DSP ACTIVITY	A/D sample(n-1) &	Mosample(n) & U	A/D sample(n+1) &	AD sample(n+2) &	AD sample(n+3) &	AD sample(n+4) &	A/D sample(n+5) &
	pre-process(n-3)(n-2)	pre-process(n-3) (n-2) pre-process(n-2) (n-1)		pre-process(n)(n+1)	pre-process(n+1)(n+2)	pre-process(n-1)(n) pre-process(n)(n+1)(n+2) pre-process(n+2)(n+3) pre-process(n+3)(n+4)	pre-process(n+3)(n+4)
	DMA transfer.	DMA transfer.	DIMA transfer.	DMA transfer.	DMA transfer.	DMA transfer.	DMA transfer.
DMA ACTIVITY	samples(n-2) &	samples(n-1) &	samples(n) &	samples(n+1) &	samples(n+2) &	samples(n+3) &	samples(n+4) &
	pre-results(n-4)(n-3)	pre-results(n-3) (n-2)	pre-results(n-2)(n-1)	pre-results(n-1)(n)	pre-results(n)(n+1) v	pre-results(n)(n+1) $\chi$ pre-results(n+1)(n+2) qc_results(n+2)(n+3)	qc_results(n+2)(n+3)
	brocess	sseood	ssacoud	ssaooud	brocess	brocess	process
CPU ACTIVITY	pre-results(n-5)(n-4)	pre-results(n-4)(n-3)	pre-results(n-3)(n-2)	pre-results(n-2)(n-1)	pre-results(n-1)(n)	pre-results(n)(n+1)	pre-results(n+1)(n+2)
	record waveform(n-5)	record waveform(n-4)	record waveform(n-3)	record waveform(n-2)	record waveform(n-1)	record waveform(n-4) record waveform(n-2) record waveform(n-1) record waveform(n) record waveform(n) record waveform(n+1)	record waveform(n+1)


Waveform Recording is autoranged and delayed by 3 to 4 half cycles with respect to any real-time line event Half Cycle calculation Results are delayed by 3 half cycles with respect to any real-time line event.

























































































To Fig. 38b


































To Fig. 39b











FIG. 39g	To Fig. 39h	
		į
		!
		<b>\$</b> ,
		ļ
		ļ ,
		-
		1
		1
		! !
		, !
		ļ !
		1
		į
		; !





To Fig. 39g





To Fig. 39h



















To Fig. 40b

































FIG. 41c





To Fig. 41b

































FIG. 42c













To Fig. 42e











To Fig. 42h













To Fig. 43a








-	FIG. 43d	To Fig. 43e	
ļ		!	
ĺ		į	
] ;			
ļ			
i			
1		; ;	
;			
; ;			
1		] ,	
1		•	
। ਫ਼ਾ			438
To Fig. 43a		(   (   )     ( )   (	10 19
Tol			
!		^	
i		į	
 		! !	
ļ		į	
ļ			
1		į	
1			




To Fig. 43d











To Fig. 43g

















To Fig. 44a





To Fig. 44b








To Fig. 44d









































To Fig. 45e











To Fig. 45h


































To Fig. 46g































To Fig. 47e




























To Fig. 48b

































To Fig. 49a








































FIG. 50c







































































To Fig. 52a








To Fig. 52b



















To Fig. 52h

























































To Fig. 54b



















To Fig. 54h














To Fig. 55a


FIG. 55c





To Fig. 55b
































To Fig. 56b

